* Internal self-timed write cycle
* Individual Byte Write Control and Global Write
* Clock controlled, registered address, data and control
* Burst sequence control using MODE input
* Three chip enable option for simple depth expansion and address pipelining
* Common data inp
IS61LPS12836EC Datasheet (2.16 MB)
IS61LPS12836EC
ISSI
2.16 MB
Single cycle deselect sram.
IS61(4)LPS12836EC/IS61(4)VPS12836EC/IS61(4)LPS12832EC IS61(4)VPS12832EC/IS61(4)LPS25618EC/IS61(4)VPS25618EC
128K x36/32 and 256K x18 4Mb, ECC, SYNCHRO.
📁 Related Datasheet
IS61LPS12836A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS61LPS12832A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS61LPS12832EC SINGLE CYCLE DESELECT SRAM (ISSI)
IS61lPS102418A 18Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS61LPS102418B SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS61LPS102436A 36Mb Single CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS61LPS102436B 36Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS61LPS204818A 36Mb Single CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS61LPS204818B 36Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS61LPS25618A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
