IS61NVVP51232B Datasheet - ISSI

IS61NVVP51232B 18Mb STATE BUS SYNCHRONOUS SRAM

IS61NVVP51232B Features

* 100 percent bus utilization

* No wait cycles between Read and Write

* Internal self-timed write cycle

* Individual Byte Write Control

* Single R/W (Read/Write) control pin

* Clock controlled, registered address, data and control

* Interleaved

Datasheet Details

IS61NVVP51232B

ISSI

1.92 MB

18mb state bus synchronous sram.

📁 Related Datasheet

IS61NVVP51236 (IS61NVVP25672 / IS61NVVP51236) STATE BUS SRAM (ISSI)

IS61NVVP51236B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NVVP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NVVP204836B PIPELINE (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)

IS61NVVP25672 (IS61NVVP25672 / IS61NVVP51236) STATE BUS SRAM (ISSI)

IS61NVVP409618B PIPELINE (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)

IS61NVVF204836B FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)

IS61NVVF409618B FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)

TAGS

IS61NVVP51232B 18Mb STATE BUS SYNCHRONOUS SRAM ISSI

IS61NVVP51232B Distributor