Datasheet4U Logo Datasheet4U.com

IS61QDP2B21M18A Datasheet - ISSI

IS61QDP2B21M18A - 18Mb QUADP (Burst 2) Synchronous SRAM

at page 6 for each ODT option.

DESCRIPTION The and are synchronous, high- performance CMOS static random access memory (SRAM) devices.

These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround.

The rising edge of K clock initiates the read/write operation, and all int

IS61QDP2B21M18A Features

* 512Kx36 and 1Mx18 configuration available.

* On-chip Delay-Locked Loop (DLL) for wide data valid window.

* Separate independent read and write ports with concurrent read and write operations.

* Synchronous pipeline read with EARLY write operation.

* Double Data Rate (DDR) inter

IS61QDP2B21M18A-ISSI.pdf

Preview of IS61QDP2B21M18A PDF
IS61QDP2B21M18A Datasheet Preview Page 2 IS61QDP2B21M18A Datasheet Preview Page 3

Datasheet Details

Part number:

IS61QDP2B21M18A

Manufacturer:

ISSI

File Size:

611.89 KB

Description:

18mb quadp (burst 2) synchronous sram.

📁 Related Datasheet

📌 All Tags