IS61QDPB21M36A1 - 36Mb QUADP (Burst 2) Synchronous SRAM
The and are synchronous, high- performance CMOS static random access memory (SRAM) devices.
These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround.
The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed.
Refer to t
IS61QDPB21M36A1 Features
* 1Mx36 and 2Mx18 configuration available.
* On-chip Delay-Locked Loop (DLL) for wide data valid window.
* Separate independent read and write ports with concurrent read and write operations.
* Synchronous pipeline read with EARLY write operation.
* Double Data Rate (DDR) interfa
