IS61NLP51218 Datasheet - Integrated Silicon Solution Inc

IS61NLP51218 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM

IS61NLP51218 Features

* 100 percent bus utilization No wait cycles between Read and Write Internal self-timed write cycle Individual Byte Write Control Single R/W (

Datasheet Details

IS61NLP51218

Integrated Silicon Solution Inc

157.01 KB

256k x 32/ 256k x 36 and 512k x 18 pipeline no wait state bus sram.

📁 Related Datasheet

IS61NLP51218A 9Mb STATE BUS SRAM (ISSI)

IS61NLP51218B 9Mb STATE BUS SRAM (ISSI)

IS61NLP51232B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NLP51236 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)

IS61NLP51236B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NLP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)

IS61NLP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

TAGS

IS61NLP51218 Distributor