IS61NLP51236B Datasheet - ISSI

IS61NLP51236B 18Mb STATE BUS SYNCHRONOUS SRAM

IS61NLP51236B Features

* 100 percent bus utilization

* No wait cycles between Read and Write

* Internal self-timed write cycle

* Individual Byte Write Control

* Single R/W (Read/Write) control pin

* Clock controlled, registered address, data and control

* Interleaved

Datasheet Details

IS61NLP51236B

ISSI

1.92 MB

18mb state bus synchronous sram.

📁 Related Datasheet

IS61NLP51236 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)

IS61NLP51232B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

IS61NLP51218 256K x 32/ 256K x 36 and 512K x 18 PIPELINE NO WAIT STATE BUS SRAM (Integrated Silicon Solution Inc)

IS61NLP51218A 9Mb STATE BUS SRAM (ISSI)

IS61NLP51218B 9Mb STATE BUS SRAM (ISSI)

IS61NLP102418 (IS61NVPxxxxx) STATE BUS SRAM (ISSI)

IS61NLP102418B 18Mb STATE BUS SYNCHRONOUS SRAM (ISSI)

TAGS

IS61NLP51236B Distributor