Datasheet4U Logo Datasheet4U.com
2 views

IS61DDP2B21M36A Datasheet - Integrated Silicon Solution

36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM

IS61DDP2B21M36A General Description

* 1Mx36 and 2Mx18 configuration available. * On-chip Delay-Locked Loop (DLL) for wide data valid window. * Common I/O read and write ports. * Synchronous pipeline read with self-timed late write operation. * Double Data Rate (DDR) interface for read and write input ports. * .

IS61DDP2B21M36A Datasheet (516.69 KB)

Preview of IS61DDP2B21M36A PDF

Datasheet Details

Part number:

IS61DDP2B21M36A

Manufacturer:

Integrated Silicon Solution

File Size:

516.69 KB

Description:

36mb ddr-iip (burst 2) cio synchronous sram.
IS61DDP2B22M18A/A1/A2 IS61DDP2B21M36A/A1/A2 2Mx18, 1Mx36 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (2.0 Cycle Read Latency) ADVANCED INFORMATION JU.

📁 Related Datasheet

IS61DDP2B21M36A1 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B21M36A2 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B21M36C 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B21M36C1 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B21M36C2 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)

IS61DDP2B21M18A 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B21M18A1 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B21M18A2 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B22M18A 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

IS61DDP2B22M18A1 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)

TAGS

IS61DDP2B21M36A 36Mb DDR-IIP Burst CIO SYNCHRONOUS SRAM Integrated Silicon Solution

Image Gallery

IS61DDP2B21M36A Datasheet Preview Page 2 IS61DDP2B21M36A Datasheet Preview Page 3

IS61DDP2B21M36A Distributor