* DESCRIPTION
* 512Kx36 and 1Mx18 configuration available.
* On-chip Delay-Locked Loop (DLL) for wide data valid window.
* Common I/O read and write ports.
* Synchronous pipeline read with self-timed late write operation.
* Double Data Rate (DDR) interface for read and write inpu
IS61DDP2B251236A1 Datasheet (516.80 KB)
IS61DDP2B251236A1
Integrated Silicon Solution
516.80 KB
18mb ddr-iip (burst 2) cio synchronous sram.
IS61DDP2B21M18A/A1/A2 IS61DDP2B251236A/A1/A2
1Mx18, 512Kx36 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM
(2.0 Cycle Read Latency)
ADVANCED INFORMATION.
📁 Related Datasheet
IS61DDP2B251236A 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B251236A2 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B21M18A 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B21M18A1 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B21M18A2 18Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B21M36A 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B21M36A1 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B21M36A2 36Mb DDR-IIP (Burst 2) CIO SYNCHRONOUS SRAM (Integrated Silicon Solution)
IS61DDP2B21M36C 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)
IS61DDP2B21M36C1 36Mb DDR-IIP CIO SYNCHRONOUS SRAM (ISSI)
TAGS
Image Gallery
