IS61NSCS25672

Synchronous SRAM

Integrated Silicon Solution

* JEDEC SigmaRam pinout and package standard

* Single 1.8V power supply (VCC): 1.7V (min) to 1.9V (max)

* Dedicated output supply voltage (VCCQ): 1.8V or 1.5V typical

* LVCMOS-compatible I/O interface

* Common data I/O pins (DQs)

* Single Data Rate (SD

IS61NSCS25672

Integrated Silicon Solution

219.50 KB

Synchronous sram.

📁 Related Datasheet

IS61NSCS51236 Synchronous SRAM (Integrated Silicon Solution)

IS61NF25632 SRAM (Integrated Silicon Solution Inc)

IS61NF25636 SRAM (Integrated Silicon Solution Inc)

IS61NF51218 SRAM (Integrated Silicon Solution Inc)

IS61NLF102418 STATE BUS SRAM (ISSI)

IS61NLF102436A 36Mb STATE BUS SRAM (ISSI)

IS61NLF12836A (IS61NVFxxxxxA) STATE BUS SRAM (ISSI)

IS61NLF204818A 36Mb STATE BUS SRAM (ISSI)

IS61NLF204836B FLOW THROUGH (NO WAIT) STATE BUS SRAM (Integrated Silicon Solution)

IS61NLF25618A (IS61NVFxxxxxA) STATE BUS SRAM (ISSI)

TAGS

IS61NSCS25672 Synchronous SRAM Integrated Silicon Solution

Image Gallery