Datasheet4U Logo Datasheet4U.com

CD4508BMS - CMOS Dual 4-Bit Latch

Datasheet Summary

Description

of ‘B’ Series CMOS Devices" Functional Diagram OUTPUT DISABLE D0A Q0A 4-BIT LATCH Q1A 3-STATE OUTUTS Q2A Q3A Applications Buffer Storage Holding Registers Data Storage and Multiplexing D1A D2A D3A STROBE RESET OUTPUT DISABLE D0B D1B D2B D3B STROBE RESET Description

Features

  • High-Voltage Types (20-Volt Rating).
  • Two Independent 4-Bit Latches.
  • Individual Master Reset for Each 4-Bit Latch.
  • 3-State Outputs with High-Impedance State for Bus Line.

📥 Download Datasheet

Datasheet preview – CD4508BMS

Datasheet Details

Part number CD4508BMS
Manufacturer Intersil Corporation
File Size 85.97 KB
Description CMOS Dual 4-Bit Latch
Datasheet download datasheet CD4508BMS Datasheet
Additional preview pages of the CD4508BMS datasheet.

📁 Similar Datasheet

  • CD4508B - CMOS DUAL 4-BIT LATCH (RCA)
  • CD4502B - CMOS Strobed Hex Inverter/Buffer (ETCTI)
  • CD4502B - CMOS Strobed Hex Inverter/Buffer (RCA)
  • CD4502B-MIL - CMOS Strobed Hex Inverter/Buffer (ETCTI)
  • CD4503B - CMOS HEX BUFFER (ETCTI)
  • CD4503B - CMOS HEX BUFFER (RCA)
  • CD4503BC - Hex Non-Inverting TRI-STATE Buffer (National Semiconductor)
  • CD4503BC - Hex Non-Inverting 3-STATE Buffer (Fairchild Semiconductor)
  • CD4503BM - Hex Non-Inverting TRI-STATE Buffer (National Semiconductor)
  • CD4504B - CMOS HEX VOLTAGE-LEVEL SHIFTER (ETCTI)
Other Datasheets by Intersil Corporation
  • CD4502BMS - CMOS Strobed Hex Inverter/Buffer
  • CD4503BMS - CMOS Hex Buffer
  • CD4504BMS - CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation
  • CD4504BT - CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation
  • CD4510BMS - CMOS Presettable Up/Down Counters
  • CD4511BMS - CMOS BCD-to-7-Segment Latch Decoder Drivers
  • CD4512BMS - CMOS Dual 4-Bit Latch
  • CD4514BMS - CMOS 4-Bit Latch/4-to-16 Line Decoders

Full PDF Text Transcription

Click to expand full text
CD4508BMS December 1992 CMOS Dual 4-Bit Latch Pinout CD4508BMS TOP VIEW RESET A 1 STROBE A 2 OUTPUT DISABLE A 3 D0A 4 Q0A 5 D1A 6 Q1A 7 D2A 8 Q2A 9 D3A 10 Q3A 11 VSS 12 24 VDD 23 Q3B 22 D3B 21 Q2B 20 D2B 19 Q1B 18 D1B 17 Q0B 16 D0B 15 OUTPUT DISABLE B 14 STROBE B 13 RESET B Features • High-Voltage Types (20-Volt Rating) • Two Independent 4-Bit Latches • Individual Master Reset for Each 4-Bit Latch • 3-State Outputs with High-Impedance State for Bus Line Applications • Medium-Speed Operation: tPHL = tPLH = 70nS (Typ.
Published: |