Datasheet4U Logo Datasheet4U.com

MAX3674 Network Clock Synthesizer

📥 Download Datasheet  Datasheet Preview Page 1

Description

19-2483; Rev 0; 12/07 High-Performance, Dual-Output, Network Clock Synthesizer www.datasheet4u.com General .
Features. 21. Two Differential LVPECL-Compatible Outputs. Cycl.

📥 Download Datasheet

Preview of MAX3674 PDF
datasheet Preview Page 2 datasheet Preview Page 3

Features

* 21.25MHz to 1360MHz Programmable PLL Synthesized Output Clocks
* Two Differential LVPECL-Compatible Outputs
* Cycle-to-Cycle Jitter 1.6ps RMS and Period Jitter 0.9ps RMS at 500MHz
* On-Chip Crystal Oscillator or Selectable LVCMOS-Compatible Reference Clock Input

Applications

* It integrates a crystal oscillator, a lownoise phase-locked loop (PLL), programmable dividers, and high-frequency LVPECL output buffers. The PLL generates a high-frequency clock based on a low-frequency reference clock provided by the on-chip crystal oscillator or an external LVCMOS clock. The MAX3

MAX3674 Distributors

📁 Related Datasheet

📌 All Tags

Maxim Integrated Products MAX3674-like datasheet