MT5C1001 Datasheet - Micron

MT5C1001 1 Meg x 1 SRAM

The MT5C1001 is organized as a 1,048,576 x 1 SRAM using a four-transistor m.

MT5C1001 Features

* High speed: 12,15,17,20,25 and 35

* High-performance, low-power, CMOS double-metal process

* Single +5V ±1O% power supply

* Easy memory expansion with CE option

* All inputs and outputs are TIL-compatible OPTIONS

* Timing 12ns access 15ns access 17n

Datasheet Details

MT5C1001

Micron

509.07 KB

1 meg x 1 sram.

MT5C1001 Distributor

📁 Related Datasheet

MT5C1001 SRAM (ASI)

MT5C1001 1M x 1 SRAM (Micross)

MT5C1005 SRAM MEMORY ARRAY (ASI)

MT5C1005 256K x 4 SRAM (Micross)

MT5C1005 256K x 4 SRAM (Micron)

MT5C1008 128K x 8 SRAM WITH DUAL CHIP ENABLE AVAILABLE AS MILITARY SPECIFICATIONS (ASI)

MT5C1008 128K x 8 SRAM (Micron)

MT5C1008LL 128K x 8 SRAM WITH DUAL CHIP ENABLE ULTRA LOW POWER (Austin Semiconductor)

TAGS

MT5C1001 MT5C1001 Meg SRAM Micron