Datasheet4U Logo Datasheet4U.com

MT5C1009 - 128K x 8 SRAM

Datasheet Summary

Features

  • Access Times: 12, 15, 20, 25, 35, 45, 55 and 70 ns.
  • Battery Backup: 2V data retention.
  • Low power standby.
  • High-performance, low-power CMOS process.
  • Single +5V (+10%) Power Supply.
  • Easy memory expansion with CE and OE options.
  • All inputs and outputs are TTL compatible.

📥 Download Datasheet

Datasheet preview – MT5C1009

Datasheet Details

Part number MT5C1009
Manufacturer Micross
File Size 189.85 KB
Description 128K x 8 SRAM
Datasheet download datasheet MT5C1009 Datasheet
Additional preview pages of the MT5C1009 datasheet.

📁 Similar Datasheet

  • MT5C1001 - SRAM (ASI)
  • MT5C1001 - 1 Meg x 1 SRAM (Micron)
  • MT5C1005 - SRAM MEMORY ARRAY (ASI)
  • MT5C1005 - 256K x 4 SRAM (Micron)
  • MT5C1008 - 128K x 8 SRAM WITH DUAL CHIP ENABLE AVAILABLE AS MILITARY SPECIFICATIONS (ASI)
  • MT5C1008 - 128K x 8 SRAM (Micron)
  • MT5C1008LL - 128K x 8 SRAM WITH DUAL CHIP ENABLE ULTRA LOW POWER (Austin Semiconductor)
  • MT5C1189 - 128K x 9 SRAM (Micron)
  • MT5C128K8A1 - 128K x 8 SRAM (Micron Technology)
  • MT5C128K8A1S13A - 1M SRAM (Micron Technology)
Other Datasheets by Micross

Full PDF Text Transcription

Click to expand full text
SRAM MT5C1009 128K x 8 SRAM WITH CHIP & OUTPUT ENABLE AVAILABLE AS MILITARY SPECIFICATIONS •SMD 5962-89598 •MIL-STD-883 FEATURES • Access Times: 12, 15, 20, 25, 35, 45, 55 and 70 ns • Battery Backup: 2V data retention • Low power standby • High-performance, low-power CMOS process • Single +5V (+10%) Power Supply • Easy memory expansion with CE and OE options. • All inputs and outputs are TTL compatible OPTIONS • Timing 12ns access 15ns access 20ns access 25ns access 35ns access 45ns access 55ns access 70ns access MARKING -12 (IT only) -15 -20 -25 -35 -45 -55* -70* • Package(s)• Ceramic DIP (400 mil) Ceramic DIP (600 mil) Ceramic LCC Ceramic LCC Ceramic Flatpack Ceramic SOJ Ceramic SOJ C CW EC ECA F DCJ SOJ No. 111 No. 112 No. 207 No. 208 No. 303 No. 501 No.
Published: |