* - Vdd=Vddq=2.5V+0.2V - Double data rate architecture; two data transfers per clock cycle - Bidirectional, data strobe (DQS) is transmitted/received with data - Differential clock inputs (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands entered on each po
M2S28D40ATP Datasheet (1.19 MB)
M2S28D40ATP
Mitsubishi
1.19 MB
128m double data rate synchronous dram.
DDR SDRAM (Rev.0.1) Jun,'00 Preliminary MITSUBISHI LSIs M2S28D20/ 30/ 40ATP 128M Double Data Rate Synchronous DRAM PRELIMINARY Some of contents are.
📁 Related Datasheet
M2S28D40ATP-10 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S28D40ATP-75 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S28D20ATP 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S28D20ATP-10 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S28D20ATP-75 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S28D30ATP 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S28D30ATP-10 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S28D30ATP-75 128M Double Data Rate Synchronous DRAM (Mitsubishi)
M2S2G64CB88B5N Unbuffered DDR3 SO-DIMM (Nanya)
M2S12D20TP 512M Double Data Rate Synchronous DRAM (Mitsubishi)
