Datasheet4U Logo Datasheet4U.com

MC88915 Datasheet - Motorola

MC88915 Low Skew CMOS PLL Clock Driver

on page 11). A lock indicator output (LOCK) will go high when the loop is in steady *state phase and frequency lock. The LOCK output will go low if phase *lock is lost or when the PLL_EN pin is low. Under certain conditions the lock output may remain low, even though the part is phase<.
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low Skew CMOS PLL Clock Driver The MC88915 Clock Driver utilizes phase locked loop technology to lock its low skew outputs’ frequency and phase onto an input reference clock. It is designed to provide clock distribution for high performance PC’s and workstations. The PLL allows the high current, low skew outputs to lock onto a single clock input and distribute it with essentially zero delay to multiple components on a board. The PLL also allows the.

MC88915 Features

* Five Outputs (QO

* Q4) with Output

* Output Skew < 500 ps each being phase and frequency locked to the SYNC input

* The phase variation from part

* to

* part between the SYNC and FEEDBACK inputs is less than 550 ps (derived from the tPD specification, which

MC88915 Datasheet

Preview of MC88915 PDF
MC88915 Datasheet Preview Page 2 MC88915 Datasheet Preview Page 3

Datasheet Details

Part number:

MC88915

Manufacturer:

Motorola

File Size:

147.04 KB

Description:

Low skew cmos pll clock driver.

📁 Related Datasheet

MC88913 LOW SKEW CMOS CLOCK DRIVER (Motorola)

MC88913D LOW SKEW CMOS CLOCK DRIVER (Motorola)

MC88913N LOW SKEW CMOS CLOCK DRIVER (Motorola)

MC88914 LOW SKEW CMOS CLOCK DRIVER WITH RESET (Motorola)

MC88914D LOW SKEW CMOS CLOCK DRIVER WITH RESET (Motorola)

MC88914N LOW SKEW CMOS CLOCK DRIVER WITH RESET (Motorola)

MC88915 LOW SKEW CMOS PLL CLOCK DRIVER (Motorola)

MC88915FN55 Low Skew CMOS PLL Clock Driver (Motorola)

TAGS

MC88915 Low Skew CMOS PLL Clock Driver Motorola

MC88915 Distributor