Datasheet4U Logo Datasheet4U.com

PCA85133 - Automotive LCD driver

Datasheet Summary

Description

The PCA85133 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)1 with low multiplex rates.

It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 80 segments and can easily be cascaded for larger LCD applications.

Features

  • AEC-Q100 compliant for automotive.

📥 Download Datasheet

Datasheet preview – PCA85133

Datasheet Details

Part number PCA85133
Manufacturer NXP
File Size 407.96 KB
Description Automotive LCD driver
Datasheet download datasheet PCA85133 Datasheet
Additional preview pages of the PCA85133 datasheet.

📁 Similar Datasheet

  • PCA82C251 - CAN transceiver (COMSET)
  • PCA82C251 - CAN transceiver (Philips)
  • PCA0102A - LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP (Z-Communications)
  • PCA0163A - LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP (Z-Communications)
  • PCA0174A-LF - Telecommunications - Satellite (Z-Communications)
  • PCA0198A - LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP (Z-Communications)
  • PCA0300A - LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP (Z-Communications)
  • PCA0445A - LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP (Z-Communications)
  • PCA0495A - LOW COST - HIGH PERFORMANCE PHASE LOCKED LOOP (Z-Communications)
  • PCA1127A - PHASE LOCKED LOOP (Z-Communications)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
PCA85133 Automotive LCD driver for low multiplex rates Rev. 3 — 4 July 2014 Product data sheet 1. General description The PCA85133 is a peripheral device which interfaces to almost any Liquid Crystal Display (LCD)1 with low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 80 segments and can easily be cascaded for larger LCD applications. The PCA85133 is compatible with most microcontrollers and communicates via the two-line bidirectional I2C-bus. Communication overheads are minimized by a display RAM with auto-incremental addressing, by hardware subaddressing, and by display memory switching (static and duplex drive modes). For a selection of NXP LCD segment drivers, see Table 27 on page 46. 2.
Published: |