54175 Datasheet PDF - National Semiconductor Hex/Quad D Flip-Flops with Clear Specs

54175 - Hex/Quad D Flip-Flops with Clear

Datasheet Summary

Description

These positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) version

Features

complementary outputs from each flip-flop Information at the D inputs meeting the setup and hold time requirements is transferred to the Q outputs on the positivegoing edge of the clock pulse Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse When the clock input is at either the high or low level the D input signal has no effect at the output Features Y Y Y Y Y Y Y Y 174 contains six flip-flops with single-rail.

Datasheet Details

Part number	54175
Manufacturer	National Semiconductor
File Size	150.38 KB
Description	Hex/Quad D Flip-Flops with Clear
Datasheet	54175 Datasheet
Additional preview pages of the 54175 datasheet.

📁 Similar Datasheet

541 - HIGH POWER OP-AMP (ETC)

5410 - VCXO (NPC)

54109 - Dual J-K Positive-Edge-Triggered Flip-Flops (Texas Instruments)

5410CR - EL5410CR (ETC)

5412 - Triple 3-Input NAND Gate (Fairchild Semiconductor)

54122 - Retriggerable Monostable Multivibrators (Texas Instruments)

54123 - Retriggerable Monostable Multivibrators (Texas Instruments)

54125 - QUADRUPLE BUS BUFFERS (Texas Instruments)

54126 - QUADRUPLE BUS BUFFERS (Texas Instruments)

5412DM - Triple 3-Input NAND Gate (Fairchild Semiconductor)

Full PDF Text Transcription

Click to expand full text

54174 DM54174 DM74174 54175 DM54175 DM74175 Hex Quad D Flip-Flops with Clear June 1989 54174 DM54174 DM74174 54175 DM54175 DM74175 Hex Quad D Flip-Flops with Clear General Description These positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) version features complementary outputs from each flip-flop Information at the D inputs meeting the setup and hold time requirements is transferred to the Q outputs on the positivegoing edge of the clock pulse Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse When the clock input is at either the high or low level the D input signal has no effect at the output Features Y Y Y Y Y

Published: Apr 1, 2005 |