Datasheet4U Logo Datasheet4U.com

CD4027BC - Dual J-K Master/Slave Flip-Flop

Product Overview

📥 Download Datasheet

Datasheet preview – CD4027BC

Datasheet Details

Part number CD4027BC
Manufacturer National Semiconductor
File Size 125.46 KB
Description Dual J-K Master/Slave Flip-Flop
Datasheet download datasheet CD4027BC Datasheet
Additional preview pages of the CD4027BC datasheet.

Product details

Description

These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and Pchannel enhancement mode transistors Each flip-flop has independent J K set reset and clock inputs and buffered Q and Q outputs These flip-flops are edge sensitive to the clock input and change state on the positive-going transition of the clock pulses Set or reset is independent of the clock and is accomplished by a high level on the respective input All inputs are protected against da

Features

Other Datasheets by National Semiconductor
Published: |