Datasheet4U Logo Datasheet4U.com

CD4027BM - Dual J-K Master/Slave Flip-Flop

📥 Download Datasheet

Preview of CD4027BM PDF
datasheet Preview Page 2 datasheet Preview Page 3

CD4027BM Product details

Description

These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and Pchannel enhancement mode transistors Each flip-flop has independent J K set reset and clock inputs and buffered Q and Q outputs These flip-flops are edge sensitive to the clock input and change state on the positive-going transition of the clock pulses Set or reset is independent of the clock and is accomplished by a high level on the respective input All inputs are protected against da

Features

📁 CD4027BM Similar Datasheet

  • CD4027BMS - CMOS Dual J-K Master-Slave Flip-Flop (Intersil Corporation)
  • CD4027B - CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP (RCA)
  • CD4027BCM - Dual J-K Master/Slave Flip-Flop (Fairchild Semiconductor)
  • CD4027BCN - Dual J-K Master/Slave Flip-Flop (Fairchild Semiconductor)
  • CD4027BE - CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP (Texas Instruments)
  • CD4027BF - CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP (Texas Instruments)
  • CD4027BF3A - CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP (Texas Instruments)
  • CD4027A - CMOS DUAL J-K MASTER-SLAVER FLIP-FLOP (RCA)
Other Datasheets by National Semiconductor
Published: |