Datasheet4U Logo Datasheet4U.com

PLL103-53 Datasheet - PhaseLink Corporation

DDR SDRAM Buffer

PLL103-53 Features

* Generates 30-output buffers from one input. Supports up to 4 DDR DIMMS or 3 SDR DIMMS and 2 DDR DIMMS.

* Supports 266MHz DDR SDRAM.

* One additional output for feedback.

* Less than 5ns delay.

* Skew between any outputs is less than 100 ps. www.DataSheet4U.com

PLL103-53 General Description

The PLL103-53 is designed as a 3.3V/2.5V buffer to distribute high-speed clocks in PC applications. The device has 30 outputs. These outputs can be configured to support 4 unbuffered DDR (Double Data Rate) DIMMS or to support 3 unbuffered standard SDR (Single Data Rate) DIMMS and 2 DDR DIMMS. The P.

PLL103-53 Datasheet (179.71 KB)

Preview of PLL103-53 PDF

Datasheet Details

Part number:

PLL103-53

Manufacturer:

PhaseLink Corporation

File Size:

179.71 KB

Description:

Ddr sdram buffer.

📁 Related Datasheet

PLL103-01 Low Skew Buffer (PhaseLink Corporation)

PLL103-02 DDR SDRAM Buffer (PhaseLink Corporation)

PLL103-03 DDR SDRAM Buffer (PhaseLink Corporation)

PLL103-04 1-to-4 Clock Distribution Buffer (PhaseLink Corporation)

PLL103-05 1-to-5 Clock Distribution Buffer (PhaseLink Corporation)

PLL103-06 DDR SDRAM Buffer (PhaseLink Corporation)

PLL103-07 2 DIMM DDR Fanout Buffer (PhaseLink Corporation)

PLL103-11 Low Skew Buffers (PhaseLink Corporation)

PLL1000A PHASE LOCKED LOOP (Z-Communications)

PLL102-03 Low Skew Output Buffer (PhaseLink Corporation)

TAGS

PLL103-53 DDR SDRAM Buffer PhaseLink Corporation

Image Gallery

PLL103-53 Datasheet Preview Page 2 PLL103-53 Datasheet Preview Page 3

PLL103-53 Distributor