Datasheet4U Logo Datasheet4U.com

PLL103-53 - DDR SDRAM Buffer

PLL103-53 Description

Preliminary PLL103-53 DDR SDRAM Buffer with 5 DDR or 3 SDR/3 DDR DIMMS .
The PLL103-53 is designed as a 3.

PLL103-53 Features

* Generates 30-output buffers from one input. Supports up to 4 DDR DIMMS or 3 SDR DIMMS and 2 DDR DIMMS.
* Supports 266MHz DDR SDRAM.
* One additional output for feedback.
* Less than 5ns delay.
* Skew between any outputs is less than 100 ps. www. DataSheet4U. com

PLL103-53 Applications

* The device has 30 outputs. These outputs can be configured to support 4 unbuffered DDR (Double Data Rate) DIMMS or to support 3 unbuffered standard SDR (Single Data Rate) DIMMS and 2 DDR DIMMS. The PLL103-53 can be used in conjunction with the PLL202-14/-54 or similar clock synthesizer for the VIA

📥 Download Datasheet

Preview of PLL103-53 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • PLL1000A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1070A - PHASE LOCKED LOOP (Z-Communications)
  • PLL1700 - MULTI-CLOCK GENERATOR (Burr-Brown)
  • PLL1705 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1706 - 3.3-V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown)
  • PLL1707-Q1 - 3.3-V DUAL-PLL MULTICLOCK GENERATOR (Texas Instruments)
  • PLL1708 - 3.3 V DUAL PLL MULTICLOCK GENERATOR (Burr-Brown Corporation)

📌 All Tags

PhaseLink Corporation PLL103-53-like datasheet