Datasheet4U Logo Datasheet4U.com

74LV10 - Triple 3-input NAND gate

Description

The 74LV10 is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT10.

The 74LV10 provides the 3-input NAND function.

NOTES: 1.

Features

  • Optimized for Low Voltage.

📥 Download Datasheet

Datasheet preview – 74LV10

📁 Similar Datasheet

  • 74LV123 - Dual retriggerable monostable multivibrator (nexperia)
  • 74LV123D - Dual retriggerable monostable multivibrator (nexperia)
  • 74LV132 - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74LV132-Q100 - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74LV132A - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74LV132AS14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74LV132AT14 - QUADRUPLE 2-INPUT NAND GATES (Diodes)
  • 74LV132D - Quad 2-input NAND Schmitt trigger (nexperia)
  • 74LV138 - 3-to-8 line decoder/demultiplexer (NXP)
  • 74LV138 - 3-to-8 line decoder/demultiplexer (nexperia)
Other Datasheets by Philips
  • 74LV107 - Dual JK flip-flop
  • 74LV109 - Dual JK flip-flop
  • 74LV11 - Triple 3-input AND gate
  • 74LV123 - Dual retriggerable monostable multivibrator
  • 74LV125 - Quad buffer/line driver
  • 74LV126 - Quad buffer/line driver
  • 74LV132 - Quad 2-input NAND Schmitt-trigger
  • 74LV139 - Dual 2-to-4 line decoder/demultiplexer

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74LV10 Triple 3-input NAND gate Product specification Supersedes data of 1997 Feb 12 IC24 Data Handbook 1998 Apr 20 Philips Semiconductors Philips Semiconductors Product specification Triple 3-input NAND gate 74LV10 FEATURES • Optimized for Low Voltage applications: 1.0 to 3.6 V • Accepts TTL input levels between VCC = 2.7 V and VCC = 3.6 V • Typical VOLP (output ground bounce) < 0.8 V at VCC = 3.3 V, • Typical VOHV (output VOH undershoot) > 2 V at VCC = 3.3 V, • Output capability: standard • ICC category: SSI QUICK REFERENCE DATA GND = 0 V; Tamb = 25°C; tr = tf v2.5 ns SYMBOL tPHL/tPLH CI CPD PARAMETER Propagation delay nA, nB, nC to nY Input capacitance Power dissipation capacitance per gate Tamb = 25°C. Tamb = 25°C.
Published: |