Datasheet Specifications
- Part number
- HYB25D512400DE
- Manufacturer
- Qimonda
- File Size
- 2.42 MB
- Datasheet
- HYB25D512400DE_Qimonda.pdf
- Description
- 512M DDR SDRAM
Description
July 2008 www.DataSheet4U.com HYB25D512400D[E/F/T] HY[B/I]25D512800D[C/E/F/T](L) HY[B/I]25D512160D[C/E/F/T](L) 5 1 2 - M b i t D o u b l e - D a t a.Features
* Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is center-aligned with data for writes Differential clock inputs (CK andHYB25D512400DE Distributors
📁 Related Datasheet
📌 All Tags