* Double data rate architecture: two data transfers per clock cycle Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver DQS is edge-aligned with data for reads and is center-aligned with data for writes Differential clock inputs (CK and
HYB25D512400DE Datasheet (2.42 MB)
HYB25D512400DE
Qimonda
2.42 MB
512m ddr sdram.
July 2008 www.DataSheet4U.com HYB25D512400D[E/F/T] HY[B/I]25D512800D[C/E/F/T](L) HY[B/I]25D512160D[C/E/F/T](L) 5 1 2 - M b i t D o u b l e - D a t a.
📁 Related Datasheet
HYB25D512400DF 512M DDR SDRAM (Qimonda)
HYB25D512400DT 512M DDR SDRAM (Qimonda)
HYB25D512400AT 512Mbit Double Data Rate SDRAM (Infineon Technologies AG)
HYB25D512400BC 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512400BC (HYB25D512xx0Bx) 512-Mbit Double-Data-Rate SDRAM (Qimonda)
HYB25D512400BE 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512400BE (HYB25D512xx0Bx) 512-Mbit Double-Data-Rate SDRAM (Qimonda)
HYB25D512400BF 512-Mbit Double-Data-Rate SDRAM (Qimonda)
HYB25D512400BF 512Mbit Double Data Rate SDRAM (Infineon)
HYB25D512400BT 512Mbit Double Data Rate SDRAM (Infineon)
