Datasheet4U Logo Datasheet4U.com

QL3060 Datasheet - QuickLogic Corporation

QL3060 PLD Gate pASIC 3 FPGA Combining High Performance and High Density

QL3060 pASIC 3 FPGA Data Sheet 60,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density Device Highlights High Performance & High Density 60,000 Usable PLD Gates with 316 I/Os 300 MHz 16-bit www.DataSheet4U.com Eight Low-Skew Distributed Networks Two array clock/control networks available Counters, 400 MHz Datapaths 0.35 µm four-layer metal non-volatile CMOS process for smalle.

QL3060 Features

* 1000 1.0800 1.0600 1.0400 Kv 1.0200 1.0000 0.9800 www.DataSheet4U.com 0.9600 0.9400 0.9200 3 3.1 3.2 3.3 3.4 3.5 3.6 Supply Voltage (V) Figure 3: Voltage Factor vs. Supply Voltage Temperature Factor vs. Operating Temperature 1.15 1.10 1.05 1.00 0.95 0.90 0.85 -60 -40 -20 0 20 40 60 80 Kt Ju

QL3060 Datasheet (564.31 KB)

Preview of QL3060 PDF
QL3060 Datasheet Preview Page 2 QL3060 Datasheet Preview Page 3

Datasheet Details

Part number:

QL3060

Manufacturer:

QuickLogic Corporation

File Size:

564.31 KB

Description:

Pld gate pasic 3 fpga combining high performance and high density.

📁 Related Datasheet

QL3004 PLD Gate pASIC 3 FPGA Combining High Performance and High Density (QuickLogic Corporation)

QL3004E PLD Gate pASIC 3 FPGA Combining High Performance and High Density (QuickLogic Corporation)

QL3006 PLD Gate pASIC 3 FPGA Combining High Performance and High Density (QuickLogic Corporation)

QL3012 qASIC 3 FPGA (QuickLogic)

QL3025 PLD Gate pASIC 3 FPGA Combining High Performance and High Density (QuickLogic Corporation)

QL3040 PLD Gate pASIC 3 FPGA Combining High Performance and High Density (QuickLogic Corporation)

QL12X16 Very High Speed 2K Gate CMOS FPGA (QuickLogic)

QL12X16B Very High Speed 2K Gate CMOS FPGA (QuickLogic)

TAGS

QL3060 PLD Gate pASIC FPGA Combining High Performance and High Density QuickLogic Corporation

QL3060 Distributor