Datasheet4U Logo Datasheet4U.com

HD74ALVCH162270 - 12-bit to 24-bit Registered Bus Exchanger

Datasheet Summary

Description

The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus.

The device provides synchronous data exchange between the two ports.

📥 Download Datasheet

Datasheet preview – HD74ALVCH162270

Datasheet Details

Part number HD74ALVCH162270
Manufacturer Renesas
File Size 250.90 KB
Description 12-bit to 24-bit Registered Bus Exchanger
Datasheet download datasheet HD74ALVCH162270 Datasheet
Additional preview pages of the HD74ALVCH162270 datasheet.

📁 Similar Datasheet

  • HD74ALVCH162270 - 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162260 - 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162334 - 16-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162373 - 16-bit Transparent D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162374 - 16-bit Edge triggered D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16245 - 16-bit Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162500 - 18-bit Universal Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162501 - 18-bit Universal Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74ALVCH162270 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs REJ03D0051-0300Z (Previous ADE-205-178A(Z)) Rev.3.00 Oct.02.2003 Description The HD74ALVCH162270 is used in applications where data must be transferred from a narrow high speed bus to a wide lower frequency bus. The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low to high transition of the clock (CLK) input when the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A to B direction, a two stage pipeline is provided in the A to 1B path, with a single storage register in the A to 2B path.
Published: |