Datasheet4U Logo Datasheet4U.com

HD74ALVCH162501 - 18-bit Universal Bus Transceivers

Datasheet Summary

Description

Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

For A to B data flow, the device operates in the transparent mode when LEAB is high.

📥 Download Datasheet

Datasheet preview – HD74ALVCH162501

Datasheet Details

Part number HD74ALVCH162501
Manufacturer Renesas
File Size 3.17 MB
Description 18-bit Universal Bus Transceivers
Datasheet download datasheet HD74ALVCH162501 Datasheet
Additional preview pages of the HD74ALVCH162501 datasheet.

📁 Similar Datasheet

  • HD74ALVCH162501 - 18-bit Universal Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162500 - 18-bit Universal Bus Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162543 - 16-bit Registered Transceivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162260 - 12-bit to 24-bit Multiplexed D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162270 - 12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162334 - 16-bit Universal Bus Driver with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162373 - 16-bit Transparent D-type Latches with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH162374 - 16-bit Edge triggered D-type Flip Flops with 3-state Outputs (Hitachi Semiconductor)
  • HD74ALVCH16244 - 16-bit Buffers / Drivers with 3-state Outputs (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74ALVCH162501 18-bit Universal Bus Transceivers with 3-state Outputs REJ03D0047-0200Z (Previous ADE-205-182 (Z) ) Rev 2.00 Oct.02.2003 Description Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch flip flop on the low to high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA.
Published: |