HD74HC153 Datasheet PDF - Renesas Dual 4-to-1-line Data Selectors/Multiplexers Specs

HD74HC153 - Dual 4-to-1-line Data Selectors/Multiplexers

Datasheet Summary

Description

Information on the data inputs of each multiplexer is selected by the address on the A and B inputs, and is presented on the Y outputs.

Each multiplexer possesses a strobe input which enables it when taken to a low logic level.

Features

High Speed Operation: tpd (D to Y) = 13 ns typ (CL = 50 pF).
High Output Current: Fanout of 10 LSTTL Loads.
Wide Operating Voltage: VCC = 2 to 6 V.
Low Input Current: 1 µA max.
Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C).
Ordering Information Part Name Package Type Package Code (Previous Code) Package Abbreviation HD74HC153P DILP-16 pin PRDP0016AE-B (DP-16FV) P HD74HC153FPEL SOP-16 pin (JEITA) PRSP0016DH-B (F.

Datasheet Details

Part number	HD74HC153
Manufacturer	Renesas
File Size	167.16 KB
Description	Dual 4-to-1-line Data Selectors/Multiplexers
Datasheet	HD74HC153 Datasheet
Additional preview pages of the HD74HC153 datasheet.

📁 Similar Datasheet

HD74HC153 - Dual 4-to-1-line Data Selectors/Multiplexers (Hitachi Semiconductor)

HD74HC151 - 1 of-8-line Data Selector/Multiplexer (Hitachi Semiconductor)

HD74HC152 - 1-of-8-line Data Selector/Multiplexer (Hitachi Semiconductor)

HD74HC154 - 4-to-16-line Decoder/Demultiplexer (Hitachi Semiconductor)

HD74HC155 - Dual 2-to-4-line Decoders/Demultiplexers (Hitachi Semiconductor)

HD74HC157 - These devices each consist of four 2-input digital multiplexers with common select and strobe inputs (Hitachi Semiconductor)

HD74HC158 - These devices each consist of four 2-input digital multiplexers with common select and strobe inputs (Hitachi Semiconductor)

HD74HC10 - Triple 3-input NAND Gates (Hitachi Semiconductor)

HD74HC107 - Dual J-K Flip-Flops (Hitachi Semiconductor)

HD74HC108 - Dual J-K Flip-Flops (Hitachi Semiconductor)

Full PDF Text Transcription

Click to expand full text

HD74HC153 Dual 4-to-1-line Data Selectors/Multiplexers REJ03D0577-0200 (Previous ADE-205-451) Rev.2.00 Oct 11, 2005 Description Information on the data inputs of each multiplexer is selected by the address on the A and B inputs, and is presented on the Y outputs. Each multiplexer possesses a strobe input which enables it when taken to a low logic level. When a high logic level is applied to a strobe input, the output of its associated multiplexer is taken low.

Published: Dec 4, 2017 |