HD74HC73

Dual J-K Flip-Flops

Renesas

* High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 pF)

* High Output Current: Fanout of 10 LSTTL Loads

* Wide Operating Voltage: VCC = 2 to 6 V

* Low Input Current: 1 µA max

* Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C)

HD74HC73

225.10 KB

Dual j-k flip-flops.

📁 Related Datasheet

HD74HC73 Dual J-K Flip-Flops (with Clear) (Hitachi Semiconductor)

HD74HC74 Dual D-type Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)

HD74HC74 Dual D-type Flip-Flops (Renesas)

HD74HC75 Quad. Bistable Latches (Hitachi Semiconductor)

HD74HC75 Quad. Bistable Latches (Renesas)

HD74HC76 Dual J-K Flip-Flops (with Preset and Clear) (Hitachi Semiconductor)

HD74HC76 Dual J-K Flip-Flops (Renesas)

HD74HC77 4-bit Bistable Latch (Hitachi Semiconductor)

HD74HC77 4-bit Bistable Latch (Renesas)

HD74HC78 Dual J-K Flip-Flops (with Preset/ Common Clear and Common Clock) (Hitachi Semiconductor)

TAGS

HD74HC73 Dual J-K Flip-Flops Renesas

Image Gallery