Datasheet4U Logo Datasheet4U.com

74HC21 - DUAL 4-INPUT AND GATE

Datasheet Summary

Description

The M54/74HC21 is a high speed CMOS DUAL 4INPUT AND GATE fabricated in silicon gate C2MOS technology.

It has the same high speed performance of LSTTL combined with true CMOSlow power consumption.

📥 Download Datasheet

Datasheet preview – 74HC21

Datasheet Details

Part number 74HC21
Manufacturer STMicroelectronics
File Size 230.48 KB
Description DUAL 4-INPUT AND GATE
Datasheet download datasheet 74HC21 Datasheet
Additional preview pages of the 74HC21 datasheet.

📁 Similar Datasheet

  • 74HC21 - Dual 4-input AND gate (nexperia)
  • 74HC21D - Dual 4-input AND gate (nexperia)
  • 74HC21D - Dual 4-Input AND Gate (Toshiba)
  • 74HC20 - Dual 4-input NAND gate (Philips)
  • 74HC20 - Dual 4-input NAND gate (nexperia)
  • 74HC20-Q100 - Dual 4-input NAND gate (nexperia)
  • 74HC20D - Dual 4-input NAND gate (nexperia)
  • 74HC221 - Dual non-retriggerable monostable multivibrator (Philips)
  • 74HC237 - 3-to-8 line decoder/demultiplexer (Philips)
  • 74HC237 - 3-to-8 line decoder/demultiplexer (nexperia)
Other Datasheets by STMicroelectronics
  • 74HC241 - HC241/244 NON INVERTED OCTAL BUS BUFFER
  • 74HC05 - HEX INVERTER
  • 74HC07 - HEX BUFFER
  • 74HC148 - 8 TO 3 LINE PRIORITY ENCODER
  • 74HC155 - DUAL 2 TO 4 LINE DECODER 3 TO 8 LINE DECODER
  • 74HC157 - QUAD 2 CHANNEL MULTIPLEXER
  • 74HC190 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS
  • 74HC191 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS

Full PDF Text Transcription

Click to expand full text
. HIGH SPEED tPD = 10 ns (TYP.) AT VCC = 5 V . LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C . HIGH NOISE IMMUNITY VNIH = VNIL = 28% VCC (MIN.) . OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS . SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.) . BALANCED PROPAGATION DELAYS tPLH = tPHL . WIDE OPERATING VOLTAGE RANGE VCC (OPR) = 2 V TO 6 V . PIN AND FUNCTION COMPATIBLE WITH 54/74LS21 DESCRIPTION The M54/74HC21 is a high speed CMOS DUAL 4INPUT AND GATE fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true CMOSlow power consumption. The internal circuits is composed of 3 stages including buffered output, which gives high noise immunity and a stable output.
Published: |