* priority encoding of the inputs to ensure that only the highest order data line is encoded. Ten data input lines (0-9) are encoded to four line (8, 4, 2, 1) BCD. The highest priority line is line 9. All four output lines are logic 1 (VSS) when all input lines are logic 0. All inputs and outputs are
HCC40147B Datasheet (275.85 KB)
HCC40147B
275.85 KB
10 to 4 line bcd priority encoder.
HCC40147B HCF40147B
10 TO 4 LINE BCD PRIORITY ENCODER
. . . . . . . . . .
ENCODES 10 LINE TO 4 LINE BCD ACTIVE LOW INPUTS AND OUTPUTS STANDARDIZED, .
📁 Related Datasheet
HCC4014B Rad-hard 8-stage Static synchronous shift register (STMicroelectronics)
HCC40100B 32-STAGE STATIC LEFT/RIGHT SHIFT REGISTER (STMicroelectronics)
HCC40101B 9-BIT PARITY GENERATOR/CHECKER (STMicroelectronics)
HCC40102B 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTERS (STMicroelectronics)
HCC40104B 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER (STMicroelectronics)
HCC40105B FIFO REGISTER (STMicroelectronics)
HCC40106B Rad-hard hex Schmitt trigger (STMicroelectronics)
HCC40107B DUAL 2-INPUT NAND BUFFER/DRIVER (STMicroelectronics)
HCC40108B 4 x 4 MULTIPORT REGISTER (STMicroelectronics)
HCC40109B Rad-hard quad lowto-high voltage level shifter (STMicroelectronics)
