Datasheet4U Logo Datasheet4U.com

M54HC112 DUAL J-K FLIP FLOP

M54HC112 Description

M54HC112 M74HC112 DUAL J-K FLIP FLOP WITH PRESET AND CLEAR *...HIGH SPEED fMAX = 67 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 2.
The M54/74HC112 is a high speed CMOS DUAL J-K FLIP-FLOP WITH PRESET AND CLEAR fabricated in silicon gate C2MOS technology.

M54HC112 Features

* individual J,K, clock, and asynchronous set and clearinputs for each flip-flop. When the clock goes high, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is high and the bistable will function as shown in the truth

📥 Download Datasheet

Preview of M54HC112 PDF
datasheet Preview Page 2 datasheet Preview Page 3

📁 Related Datasheet

  • M54HC11 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC10 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC109 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC123 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC125 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC132 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC138 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)
  • M54HC139 - Rad-hard high speed 2V to 6V CMOS logic (STMicroelectronics)

📌 All Tags

ST Microelectronics M54HC112-like datasheet