Datasheet4U Logo Datasheet4U.com

SC8100S - Dual N-Channel Enhancement Mode Field Effect Transistor

Datasheet Summary

Features

  • Super high dense cell design for low RDS(ON). Rugged and reliable. Wafer level CSP. ESD Protected. WLCSP TOP VIEW 1.61 0.03 BOTTOM VIEW 0.65 LAND.

📥 Download Datasheet

Datasheet preview – SC8100S

Datasheet Details

Part number SC8100S
Manufacturer SamHop
File Size 141.54 KB
Description Dual N-Channel Enhancement Mode Field Effect Transistor
Datasheet download datasheet SC8100S Datasheet
Additional preview pages of the SC8100S datasheet.

📁 Similar Datasheet

  • SC8113 - Analog video processor (SL)
  • SC813 - small size and high precision current sensor (SZWKW)
  • SC8164 - 2.488 Gbit/sec to 2.7Gbit/sec 1:16 SONET/SDH Demux (Vitesse Semiconductor)
  • SC8 - SILICON CONTROLLED RECTIFIERS (TRSYS)
  • SC8-400-80 - SILICON CONTROLLED RECTIFIERS (TRSYS)
  • SC8-600-80 - SILICON CONTROLLED RECTIFIERS (TRSYS)
  • SC8-700-80 - SILICON CONTROLLED RECTIFIERS (TRSYS)
  • SC8-800-80 - SILICON CONTROLLED RECTIFIERS (TRSYS)
  • SC8002 - 3W audio amplifier (FUMAN ELECTRONICS)
  • SC8002B - 3W audio amplifier (FUMAN ELECTRONICS)
Other Datasheets by SamHop
  • SC8180S - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8200 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8220 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8230 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8232 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8237 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8238 - Dual N-Channel Enhancement Mode Field Effect Transistor
  • SC8252 - Dual N-Channel Enhancement Mode Field Effect Transistor

Full PDF Text Transcription

Click to expand full text
SC8100SGreen Product Sa mHop Microelectronics C orp. Dual N-Channel Enhancement Mode Field Effect Transistor Ver 2.0 PRODUCT SUMMARY VSSS IS RSS(ON) (mΩ) Typ 4.6 @ VGS=4.5V 4.8 @ VGS=4.0V 12V 8A 4.9 @ VGS=3.8V 5.7 @ VGS=3.1V 7.1 @ VGS=2.5V FEATURES Super high dense cell design for low RDS(ON). Rugged and reliable. Wafer level CSP. ESD Protected. WLCSP TOP VIEW 1.61 0.03 BOTTOM VIEW 0.65 LAND PATTERN (REFERENCE) 0.65 2.55 0.03 8100S Date Code S1 S2 G1 G2 S1 S2 0.65 0.65 0.65 0.65 1-pin index mark S1 0.10 0.01 S1: Source 1 G1: Gate 1 G2: Gate 2 S2: Source 2 6 - φ 0.31 φ 0.
Published: |