* such as direct access frame buffer and memory access latency are also supported. The system block diagram is shown in Figure 1.1. SRAM Pentium CPU Video Decoder Standard FC SiS6204 FC DDC1,2B PnP Port IDE Bus 74F04 Power,RESET 74F244 SA,14Mhz CLKCHIP CLKGEN 7406 KBC (optional) SiS 5596 MA[11:0]
SiS5596
Silicon Integrated System
623.12 KB
Pci memory & vga controller.
SiS5596 Pentium PCI Chipset
1. Overview
SiS5596
PCI, Memory & VGA Controller
SiS5513
PCI System I/O
The SiS5596/5513 with built-in VGA controlle.
📁 Related Datasheet
SiS5591 PCI A.G.P. & CPU Memory Controller (Silicon Integrated System)
SiS5592 PCI A.G.P. & CPU Memory Controller (Silicon Integrated System)
SIS5595 Pentium PCI System I/O (Silicon Integrated System)
SIS550 SoC (Silicon Integrated System)
SIS5501 PCI/ISA Cache Memory Controller (Silicon Integrated System)
SIS5502 PCI Local Data Buffer (Silicon Integrated System)
SIS5503 PCI System I/O (Silicon Integrated System)
SIS551 SoC (Silicon Integrated System)
SiS5511 PCI/ISA Cache Memory Controller (Silicon Integrated System)
SiS5512 PCI Local Data Buffer (Silicon Integrated System)
