TC58NVG2S3ETAI0 Datasheet - Toshiba

TC58NVG2S3ETAI0, 4 GBIT (512M x 8 BIT) CMOS NAND E2PROM

TC58NVG2S3ETAI0 TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 4 GBIT (512M × 8 BIT) CMOS NAND E2PROM DESCRIPTION The TC58NVG2S3E is a sing

TC58NVG2S3ETAI0 Datasheet Preview Page 2

Features

* Organization Memory cell array Register Page size Block size x8 2112 × 256K × 8 2112 × 8 2112 bytes (128K + 4K) bytes
* Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy, Multi Page Program, Multi Block Erase, Multi Page Copy, Multi Page Read

TC58NVG2S3ETAI0-Toshiba.pdf