TC58NS256DC Datasheet PDF - Toshiba Semiconductor TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 256-MBIT CMOS NAND E2PROM Specs

TC58NS256DC - TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 256-MBIT CMOS NAND E2PROM

Datasheet Summary

Description

The TC58NS256 is a single 3.3-V 256-Mbit (276,824,064) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 2048 blocks.

Features

Organization Memory cell array 528 × 64K × 8 Register 528 × 8 Page size 528 bytes Block size (16K + 512) bytes Modes Read, Reset, Auto Page Program, Auto Block Erase, Status Read Mode control Serial input/output, Command control Complies with the SmartMediaTM Electrical Specification and Data Format Specification issued by the SSFDC Forum.
Power supply VCC = 3.3 V ± 0.3 V Access time Cell array-register 25 µs max Serial Read cycle 50 ns min Operating curren.

Datasheet Details

Part number	TC58NS256DC
Manufacturer	Toshiba Semiconductor
File Size	709.64 KB
Description	TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 256-MBIT CMOS NAND E2PROM
Datasheet	TC58NS256DC Datasheet
Additional preview pages of the TC58NS256DC datasheet.

📁 Similar Datasheet

TC58NS256BDC - 256 MBit CMOS NAND EPROM (Toshiba)

TC58NS100DC - 1 GBit CMOS NAND EPROM (Toshiba)

TC58NS128BDC - 128 MBit CMOS NAND EPROM (Toshiba)

TC58NS512ADC - 512 MBit CMOS NAND EPROM (Toshiba)

TC58NS512DC - 512 MBit CMOS NAND EPROM (Toshiba)

TC58NVG0S3AFT00 - 1 GBit CMOS NAND EPROM (Toshiba)

TC58NVG0S3AFT05 - 1 GBit CMOS NAND EPROM (Toshiba)

TC58NVG0S3ETA00 - 1 GBIT (128M X 8 BIT) CMOS NAND E2PROM (Toshiba)

TC58NVG0S3HBAI4 - 1G BIT (128M x 8-BIT) CMOS NAND E2PROM (Toshiba)

TC58NVG0S3HBAI6 - 1G-BIT (128M x 8 BIT) CMOS NAND E2PROM (Toshiba)

Full PDF Text Transcription

Click to expand full text

TC58NS256DC TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 256-MBIT (32M × 8 BITS) CMOS NAND E PROM (32M BYTE SmartMedia DESCRIPTION 2 TM ) The TC58NS256 is a single 3.3-V 256-Mbit (276,824,064) bit NAND Electrically Erasable and Programmable Read-Only Memory (NAND E2PROM) organized as 528 bytes × 32 pages × 2048 blocks. The device has a 528-byte static register which allows program and read data to be transferred between the register and the memory cell array in 528-byte increments. The Erase operation is implemented in a single block unit (16 Kbytes + 512 bytes: 528 bytes × 32 pages). The TC58NS256 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs.

Published: Oct 7, 2005 |