UR5596 Datasheet - UTC

UR5596, DDR TERMINATION REGULATOR

UNISONIC TECHNOLOGIES CO., LTD UR5596 DDR TERMINATION REGULATOR * .
The UTC UR5596 is a linear bus termination regulator and designed to meet JEDEC SSTL-2(Stub-Series Terminated Logic) specifications for termination of.

datasheet Preview Page 1 from Datasheet4u.com

UR5596_UTC.pdf

UR5596 Datasheet Preview — Preview of UR5596 PDF

Datasheet Details

Part number:

UR5596

Manufacturer:

UTC

File Size:

351.47 KB

Description:

DDR TERMINATION REGULATOR

Features

* Source and sink current
* Low output voltage offset
* No external resistors required
* Linear topology
* Suspend To Ram (STR) functionality
* Low external component count
* Thermal shutdown protection CMOS IC www. unisonic. com. tw Copyright © 2022 Unisonic Technologies

UR5596 Distributors

📁 Related Datasheet

UR5HC418 UR5HC418-FB UR5HC418-FN UR5HC418-P UR5HC703-600-FG UR5HC703-600-FQ

📌 All Tags

UR5596 DDR TERMINATION REGULATOR UTC

UTC UR5596-like datasheet