XC9536XL - High Performance CPLD

Product Overview

Xilinx

Part number	XC9536XL
Manufacturer	Xilinx
File Size	182.68 KB
Description	High Performance CPLD
Datasheet	XC9536XL Datasheet
Additional preview pages of the XC9536XL datasheet.

5 ns pin-to-pin logic delays.
System frequency up to 178 MHz.
36 macrocells with 800 usable gates.
Available in small footprint packages - 44-pin PLCC (34 user I/O pins) - 44-pin VQFP (34 user I/O pins) - 48-pin CSP (36 user I/O pins) - 64-pin VQFP (36 user I/O pins) - Pb-free available for all packages.
Optimized for high-performance 3.3V systems - Low power operation - 5V tolerant I/O pins accept 5 V, 3.3V, and 2.5V signals - 3.3V or 2.5V output ca.

📁 Similar Datasheet

Other Datasheets by Xilinx

Published: Jan 2, 2017 |