Datasheet Details
- Part number
- A3S56D40ETP
- Manufacturer
- Zentel
- File Size
- 952.32 KB
- Datasheet
- A3S56D40ETP_Zentel.pdf
- Description
- (A3S56D30ETP / A3S56D40ETP) 256Mb DDR SDRAM
A3S56D40ETP Description
A3S56D30ETP A3S56D40ETP www.DataSheet4U.com 256M Double Data Rate Synchronous DRAM 256Mb DDR SDRAM Specification A3S56D30ETP A3S56D40ETP Zentel Ele.
A3S56D30ETP is a 4-bank x 8,388,608-word x 8bit, A3S56D40ETP is a 4-bank x 4,194,304-word x 16bit double data rate synchronous DRAM , with SSTL_2 inte.
A3S56D40ETP Features
* - Vdd=Vddq=2.5V+0.2V (-5E, -5, -6) - Double data rate architecture ; two data transfers per clock cycle. - Bidirectional , data strobe (DQS) is transmitted/received with data - Differential clock input (CLK and /CLK) - DLL aligns DQ and DQS transitions with CLK transitions edges of DQS - Commands en
📁 Related Datasheet
📌 All Tags