Datasheet4U Logo Datasheet4U.com

74AC11132 - QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT-TRIGGER

Datasheet Summary

Description

Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positive- and negative-going signals.

It performs the Boolean function Y = ASB or Y = A+B in positive logic.

📥 Download Datasheet

Datasheet preview – 74AC11132

Datasheet Details

Part number 74AC11132
Manufacturer Texas Instruments
File Size 74.63 KB
Description QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT-TRIGGER
Datasheet download datasheet 74AC11132 Datasheet
Additional preview pages of the 74AC11132 datasheet.

📁 Similar Datasheet

  • 74AC11132 - QUAD 2 INPUT NAND SCHMITT TRIGGER (Philips)
  • 74AC11153 - DUAL 4 INPUT MULTIPLEXER (Philips)
  • 74AC11157 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11158 - QUAD 2 INPUT MULTIPLEXER (Philips)
  • 74AC11160 - SYNCHRONOUS BCD DECADE COUNTER (Philips)
  • 74AC11181 - 4-BIT ARITHMETIC LOGIC UNIT (Philips)
  • 74AC11190 - ASYNCHRONOUS PRESETTABLE SYNCHRONOUS DECADE UP/DOWN COUNTER (Philips)
  • 74AC11 - TRIPLE 3-INPUT AND GATE (STMicroelectronics)
  • 74AC11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • 74AC11239 - DUAL 2 TO 4 LINE DECODER/DEMULTIPLEXER (NXP)
Other Datasheets by Texas Instruments
  • 74AC11138 - 3-Line To 8-Line Decoder/Demultiplexer
  • 74AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops
  • 74AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
  • 74AC11151 - 1-of-8 Data Selector/Multiplexer
  • 74AC11153 - DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER
  • 74AC11157 - Quadruple 2-Line to 1-Line Data Selector/Multiplexer
  • 74AC11158 - QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
  • 74AC11160 - SYNCHRONOUS 4-BIT DECADE COUNTER

Full PDF Text Transcription

Click to expand full text
74AC11132 QUADRUPLE 2-INPUT POSITIVE-NAND SCHMITT-TRIGGER • Operation From Very Slow Input Transitions • Temperature-Compensated Threshold Levels • High Noise Immunity • Flow-Through Architecture Optimizes PCB Layout • Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise • EPICt (Enhanced-Performance Implanted CMOS) 1-mm Process • 500-mA Typical Latch-Up Immunity at 125°C • Package Options Include Both Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs SCAS113 – D3482, MARCH 1990 – REVISED APRIL 1993 D OR N PACKAGE (TOP VIEW) 1A 1Y 2Y GND GND 3Y 4Y 4B 1 2 3 4 5 6 7 8 16 1B 15 2A 14 2B 13 VCC 12 VCC 11 3A 10 3B 9 4A description Each circuit functions as a NAND gate, but because of the Schmitt action, it has different input threshold levels for positi
Published: |