CD74HCT191 Datasheet (1.29 MB)
CD74HCT191
1.29 MB
Synchronous up/down counters.
CD54HC190, CD74HC190 CD54HC191, CD74HC191, CD54HCT191, CD74HCT191 SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL
SCHS275E
* MARCH 2002.
📁 Related Datasheet
CD74HCT193 - Presettable Synchronous 4-Bit Up/Down Counters
(Texas Instruments)
CD54/74HC192, CD54/74HC193, CD54/74HCT193
Data sheet acquired from Harris Semiconductor SCHS163F
High-Speed CMOS Logic
September 1997 - Revised Oct.
CD74HCT194 - 4-Bit Bidirectional Universal Shift Register
(Texas Instruments)
Data sheet acquired from Harris Semiconductor SCHS164G
September 1997 - Revised May 2006
CD54HC194, CD74HC194, CD74HCT194
High-Speed CMOS Logic 4-Bit.
CD74HCT10 - Triple 3-Input NAND Gates
(Texas Instruments)
CDx4HCT10 Triple 3-Input NAND Gates
CD74HCT10, CD54HCT10
SCHS404 – JUNE 2020
1 Features
• LSTTL input logic patible – VIL(max) = 0.8 V, VIH(min) .
CD74HCT107 - Dual J-K Flip-Flop
(Texas Instruments)
Data sheet acquired from Harris Semiconductor SCHS139D
March 1998 - Revised October 2003
CD54HC107, CD74HC107, CD74HCT107
Dual J-K Flip-Flop with Res.
CD74HCT109 - Dual J-K Flip-Flop
(Texas Instruments)
Data sheet acquired from Harris Semiconductor SCHS140E
March 1998 - Revised October 2003
CD54HC109, CD74HC109, CD54HCT109, CD74HCT109
Dual J-K Flip-F.
CD74HCT10E - Triple 3-Input NAND Gates
(Texas Instruments)
CDx4HCT10 Triple 3-Input NAND Gates
CD74HCT10, CD54HCT10
SCHS404 – JUNE 2020
1 Features
• LSTTL input logic patible – VIL(max) = 0.8 V, VIH(min) .
CD74HCT10M - Triple 3-Input NAND Gates
(Texas Instruments)
CDx4HCT10 Triple 3-Input NAND Gates
CD74HCT10, CD54HCT10
SCHS404 – JUNE 2020
1 Features
• LSTTL input logic patible – VIL(max) = 0.8 V, VIH(min) .
CD74HCT11 - High-Speed CMOS Logic Triple 3-Input AND Gate
(Texas Instruments)
Data sheet acquired from Harris Semiconductor SCHS273E
August 1997 - Revised September 2003
CD54HC11, CD74HC11, CD54HCT11, CD74HCT11
High-Speed CMOS .
