Datasheet4U Logo Datasheet4U.com

AT697E - Rad-Hard 32 bit SPARC V8 Processor

Datasheet Summary

Description

The AT697 is a highly integrated, high-performance 32-bit RISC embedded processor based on the SPARC V8 architecture.

The implementation is based on the European Space Agency (ESA) LEON2 fault tolerant model.

Features

  • www. DataSheet4U. com.
  • SPARC V8 High Performance Low-power 32-bit Architecture.
  • LEON2-FT 1.0.13 compliant.
  • 8 Register Windows Advanced Architecture:.
  • On-chip Amba Bus.
  • 5 Stage Pipeline.
  • 16 kbyte Multi-sets Data Cache.
  • 32 kbyte Multi-sets Instruction Cache On-chip Peripherals:.
  • Memory Interfa.

📥 Download Datasheet

Datasheet preview – AT697E

Datasheet Details

Part number AT697E
Manufacturer ATMEL Corporation
File Size 374.19 KB
Description Rad-Hard 32 bit SPARC V8 Processor
Datasheet download datasheet AT697E Datasheet
Additional preview pages of the AT697E datasheet.

📁 Similar Datasheet

  • AT6000 - Coprocessor Field Programmable Gate Arrays (ATMEL)
  • AT6002 - Coprocessor Field Programmable Gate Arrays (ATMEL)
  • AT6003 - Coprocessor Field Programmable Gate Arrays (ATMEL)
  • AT6005 - Coprocessor Field Programmable Gate Arrays (ATMEL)
  • AT6010 - Coprocessor Field Programmable Gate Arrays (ATMEL)
  • AT603 - PHASE CONTROL THYRISTOR (Power Semiconductors)
  • AT604 - PHASE CONTROL THYRISTOR (Power Semiconductors)
  • AT607 - PHASE CONTROL THYRISTOR (Power Semiconductors)
  • AT6121 - 3A 750KHz Asynchronous Boost Converter (IAT)
  • AT6145 - 1.2MHz 2A SOT-26 Step Up DC-DC Converter (IAT)
Other Datasheets by ATMEL Corporation
  • AT69170E - Space FPGA Configuration Memory
  • AT60142E - Rad Hard 512K x 8 Very Low Power CMOS SRAM
  • AT60142ET - Rad Hard 512K x 8 Very Low Power CMOS SRAM
  • AT61162E - Rad Hard 2-Mbit x 8 SRAM Cube
  • AT68166F - Rad Hard 16 MegaBit 3.3V SRAM MultiChip Module
  • AT68166FT - Rad Hard 16 MegaBit 3.3V 5V Tolerant SRAM Mult
  • AT68166G - Rad Hard 16 MegaBit 3.3V SRAM MultiChip Module

Full PDF Text Transcription

Click to expand full text
Features www.DataSheet4U.com • SPARC V8 High Performance Low-power 32-bit Architecture • • • • • • • • • • • • • – LEON2-FT 1.0.13 compliant – 8 Register Windows Advanced Architecture: – On-chip Amba Bus – 5 Stage Pipeline – 16 kbyte Multi-sets Data Cache – 32 kbyte Multi-sets Instruction Cache On-chip Peripherals: – Memory Interface PROM Controller SRAM Controller SDRAM Controller – Timers Two 24-bit Timers Watchdog Timer – Two 8-bit UARTs – Interrupt Controller with 4 External Programmable Inputs – 32 Parallel I/O Interface – 33MHz PCI Interface Compliant with 2.
Published: |