AS4C512M8D3L Datasheet PDF (4Gb DDR3L) | Download Alliance Semiconductor AS4C512M8D3L

AS4C512M8D3L - 4Gb DDR3L

Features

JEDEC Standard Compliant.
Power supplies: VDD & VDDQ = +1.35V.
Backward compatible to VDD & VDDQ = 1.5V ±0.075V.
Operating temperature: - Commercial (Extended) (0 ~ 95°C) - Industrial (-40 ~ 95°C).
Supports JEDEC clock jitter specification.
Fully synchronous operation.
Fast clock rate: 800MHz.
Differential Clock, CK & CK#.
Bidirectional differential data strobe - DQS & DQS#.
8 internal banks for concurrent operation.
8n-bit prefetch archite.

Datasheet Details

Part number	AS4C512M8D3L
Manufacturer	Alliance Semiconductor
File Size	3.09 MB
Description	4Gb DDR3L
Datasheet	AS4C512M8D3L Datasheet
Additional preview pages of the AS4C512M8D3L datasheet.

📁 Similar Datasheet

AS4C1024 - 1M x 1 DRAM (Austin Semiconductor)

AS4C1259 - 256K x 1 DRAM (Austin Semiconductor)

AS4C1259883C - 256K x 1 DRAM (Austin Semiconductor)

AS4C1M16S - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C1M16S-C - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C1M16S-I - 1M x 16 bit Synchronous DRAM (Alliance Memory)

AS4C4067 - 64K x 4 DRAM (Austin Semiconductor)

AS4C4256 - (Austin Semiconductor)

AS4C4256883C - 256K x 4 DRAM (Austin Semiconductor)

AS4C4M4 - 16M FPM DRAM (Austin Semiconductor)

Full PDF Text Transcription

Click to expand full text

4Gb DDR3L - AS4C512M8D3L Revision History AS4C512M8D3L - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Details Preliminary datasheet Added "Backward compatible to VDD & VDDQ = 1.5V +/0.075V" - page 2 Updated Table 12. Recommended DC Operating Conditions – page 21 Added CL=5 & CL=6 to Table 18 – page 26 Date April 2014 August 2014 Confidential 1 Rev. 2.0 Aug. /2014 4Gb DDR3L - AS4C512M8D3L 512M x 8 bit DDR3L Synchronous DRAM (SDRAM) Confidential Advanced (Rev. 2.0, Aug. /2014) Features  JEDEC Standard Compliant  Power supplies: VDD & VDDQ = +1.35V  Backward compatible to VDD & VDDQ = 1.5V ±0.

Published: Nov 2, 2016 |