Datasheet4U Logo Datasheet4U.com

ASM5I23S09A - (ASM5I23S05A / ASM5I23S09A) 3.3V SpreadTrak Zero Delay Buffer

This page provides the datasheet information for the ASM5I23S09A, a member of the ASM5I23S05A (ASM5I23S05A / ASM5I23S09A) 3.3V SpreadTrak Zero Delay Buffer family.

Datasheet Summary

Description

ASM5P23S09A is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks with Spread Spectrum capability.

It is available in a 16-pin package.

The ASM5P23S05A is the eight-pin version of the ASM5P23S09A.

Features

  • 10 MHz to 133- MHz operating range, compatible with CPU and PCI bus frequencies. Zero input - output propagation delay. Multiple low-skew outputs.
  • www. DataSheet4U. com.
  • ASMP5P23S09A ASMP5P23S05A 133- MHz frequencies, and has higher drive than the -1 devices. All parts have on-chip PLLs that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The ASM5P23S09A has two banks of four outputs each, which can be con.

📥 Download Datasheet

Datasheet preview – ASM5I23S09A

Datasheet Details

Part number ASM5I23S09A
Manufacturer Alliance Semiconductor
File Size 245.64 KB
Description (ASM5I23S05A / ASM5I23S09A) 3.3V SpreadTrak Zero Delay Buffer
Datasheet download datasheet ASM5I23S09A Datasheet
Additional preview pages of the ASM5I23S09A datasheet.
Other Datasheets by Alliance Semiconductor

Full PDF Text Transcription

Click to expand full text
August 2004 rev 2.0 3.3V ‘SpreadTrak’ Zero Delay Buffer General Features    10 MHz to 133- MHz operating range, compatible with CPU and PCI bus frequencies. Zero input - output propagation delay. Multiple low-skew outputs.   www.DataSheet4U.com  ASMP5P23S09A ASMP5P23S05A 133- MHz frequencies, and has higher drive than the -1 devices. All parts have on-chip PLLs that lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The ASM5P23S09A has two banks of four outputs each, which can be controlled by the Select inputs as shown in the Select Input Decoding Table. If all the output clocks are not required, Bank B can be three-stated.
Published: |