Datasheet4U Logo Datasheet4U.com

CY26049-22 - Global Communications Clock Generator

Datasheet Summary

Description

Pin Number Pin Name 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 ICLK NC NC NC VDD VSS NC XIN XOUT SAFE VSS VDD NC NC CLKA NC Reference Input Clock; 10 MHz.

No Connect.

No Connect.

Features

  • Fully integrated phase-locked loop (PLL).
  • FailSafe output.
  • PLL driven by a crystal oscillator that is phase aligned with external reference.
  • 100-MHz output from 10-MHz input.
  • Low-jitter, high-accuracy outputs.
  • 3.3V ± 5% operation.
  • 16-lead TSSOP Benefits.
  • Integrated high-performance PLL tailored for telecommunications frequency synthesis eliminates the need for external loop filter components.
  • When reference is of.

📥 Download Datasheet

Datasheet preview – CY26049-22

Datasheet Details

Part number CY26049-22
Manufacturer Cypress Semiconductor
File Size 169.72 KB
Description Global Communications Clock Generator
Datasheet download datasheet CY26049-22 Datasheet
Additional preview pages of the CY26049-22 datasheet.
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY26049-22 FailSafe™ PacketClock™ Global Communications Clock Generator Features • Fully integrated phase-locked loop (PLL) • FailSafe output • PLL driven by a crystal oscillator that is phase aligned with external reference • 100-MHz output from 10-MHz input • Low-jitter, high-accuracy outputs • 3.
Published: |