Datasheet4U Logo Datasheet4U.com

CY26049-36 - Global Communications Clock Generator

General Description

Reference Input Clock; 8 kHz or 10 to 60 MHz.

Clock Output; 8 kHz or high impedance in buffer mode.

Frequency Select 1; Determines CLK outputs per Table 1.

Key Features

  • Fully integrated phase-locked loop (PLL).
  • FailSafe output.
  • PLL driven by a crystal oscillator that is phase aligned with external reference.
  • Output frequencies selectable and/or programmed to standard communication frequencies.
  • Low-jitter, high-accuracy outputs.
  • Commercial and Industrial operation.
  • 3.3V ± 5% operation.
  • 16-lead TSSOP.
  • When reference is in range, SAFE pin is driven high.
  • When reference is.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY26 Crystal Pletronics
CY26114 One-PLL Clock Generator Cypress
CY26580 Network Applications Clock Cypress
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors
CY20AAJ-8H N Channel IGBT Renesas

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY26049-22 Global Communications Clock Generator
CY26112 One-PLL General Purpose Clock Generator
CY26121 Spread Spectrum Clock Generator
CY26126 Dual Output 125-MHz Clock Generator
CY26187-2 Broadcom Reference Design Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CY26049-36 FailSafe™ PacketClock™ Global Communications Clock Generator Features • Fully integrated phase-locked loop (PLL) • FailSafe output • PLL driven by a crystal oscillator that is phase aligned with external reference • Output frequencies selectable and/or programmed to standard communication frequencies • Low-jitter, high-accuracy outputs • Commercial and Industrial operation • 3.3V ± 5% operation • 16-lead TSSOP • When reference is in range, SAFE pin is driven high. • When reference is off, DCXO maintains clock outputs. SAFE pin is low. • DCXO maintains continuous operation should the input reference clock fail • Glitch-free transition simplifies system design • Selectable output clock rates include T1/DS1, E1, T3/DS3, E3, and OC-3. • Works with commonly available, low-cost 18.