Datasheet4U Logo Datasheet4U.com

CY26187-2 - Broadcom Reference Design Clock Generator

General Description

Reference Crystal Input Analog Voltage Supply Output enable (0-off; 1-on) Ground Voltage Supply 142.8-MHz clock output Ground Reference Crystal Output Absolute Maximum Conditions Parameter VDD TS TJ Storage Description Supply Voltage Temperature[2] 65 VSS 0.3 VSS 0.3 2

Key Features

  • Integrated phase-locked loop.
  • Low skew, low jitter, high accuracy outputs.
  • 3.3V Operation Part Number CY26187-2 Outputs 1 Broadcom Reference Design BCM5680_5404 Input Frequency 50 MHz Output Frequencies 1 copy of 142.8 MHz (3.3V) Benefits Highest Performance PLL tailored for multimedia.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY26114 One-PLL Clock Generator Cypress
CY26 Crystal Pletronics
CY26580 Network Applications Clock Cypress
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors
CY20AAJ-8H N Channel IGBT Renesas

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY26112 One-PLL General Purpose Clock Generator
CY26121 Spread Spectrum Clock Generator
CY26126 Dual Output 125-MHz Clock Generator
CY26049-22 Global Communications Clock Generator
CY26049-36 Global Communications Clock Generator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
THIS SPEC IS OBSOLETE Spec No: 38-07131 Spec Title: CY26187-2 Broadcom Reference Design Clock Generator Sunset Owner: RGL Replaced by: NA www.DataSheet4U.com 1CY2295 CY26187-2 Broadcom Reference Design Clock Generator Features • Integrated phase-locked loop • Low skew, low jitter, high accuracy outputs • 3.3V Operation Part Number CY26187-2 Outputs 1 Broadcom Reference Design BCM5680_5404 Input Frequency 50 MHz Output Frequencies 1 copy of 142.8 MHz (3.3V) Benefits Highest Performance PLL tailored for multimedia applications Meets critical timing requirements in complex system designs Logic Block Diagram OUTPUT MULTIPLEXER AND DIVIDERS VCO P 50 XIN XOUT P Comp OSC Q 142.