Datasheet4U Logo Datasheet4U.com

CY29947 - 1:9 Clock Distribution Buffer

General Description

The CY29947 is a low-voltage 200-MHz clock distribution buffer with the capability to select one of two LVCMOS/LVTTL compatible clock inputs.

The two clock sources can be used to provide for a test clock as well as the primary system clock.

All other control inputs are LVCMOS/LVTTL compatible.

Key Features

  • 2.5V or 3.3V operation 200-MHz clock support LVCMOS-/LVTTL-compatible inputs 9 clock outputs: drive up to 18 clock lines Synchronous Output Enable Output three-state control 250 ps max. output-to-output skew Pin compatible with MPC947, MPC9447 Available in Industrial and Commercial temp. range 32-pin TQFP package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CY29940 1:18 Clock Distribution Buffer Cypress
CY29FCT520T Multilevel Pipeline Register With 3-State Outputs (Rev. C) ETCTI
CY29FCT52T 8-Bit Registered Transceiver (Rev. A) ETCTI
CY29FCT818T Diagnostic Scan Register With 3-State Outputs (Rev. B) ETCTI
CY20AAJ-8F Nch IGBT for STROBE FLASHER Powerex Power Semiconductors

Other Datasheets by Cypress (now Infineon)

Part Number Description
CY29942 1:18 Clock Distribution Buffer
CY29943 1:18 Clock Distribution Buffer
CY29946 1:10 Clock Distribution Buffer
CY29948 1:12 Clock Distribution Buffer
CY29949 1:15 Clock Distribution Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
47 CY29947 2.5V or 3.3V, 200-MHz, 1:9 Clock Distribution Buffer Features • • • • • • • • • • 2.5V or 3.3V operation 200-MHz clock support LVCMOS-/LVTTL-compatible inputs 9 clock outputs: drive up to 18 clock lines Synchronous Output Enable Output three-state control 250 ps max. output-to-output skew Pin compatible with MPC947, MPC9447 Available in Industrial and Commercial temp. range 32-pin TQFP package Description The CY29947 is a low-voltage 200-MHz clock distribution buffer with the capability to select one of two LVCMOS/LVTTL compatible clock inputs. The two clock sources can be used to provide for a test clock as well as the primary system clock. All other control inputs are LVCMOS/LVTTL compatible.