Datasheet4U Logo Datasheet4U.com

CY7C1049DV33 - 4-Mbit (512K x 8) Static RAM

Datasheet Summary

Description

The CY7C1049DV33 is a high performance CMOS Static RAM organized as 512K words by 8-bits.

Easy memory expansion is provided by an Active LOW Chip Enable (CE), an Active LOW Output Enable (OE), and tri-state drivers.

Features

  • Functional.

📥 Download Datasheet

Datasheet preview – CY7C1049DV33

Datasheet Details

Part number CY7C1049DV33
Manufacturer Cypress Semiconductor
File Size 875.47 KB
Description 4-Mbit (512K x 8) Static RAM
Datasheet download datasheet CY7C1049DV33 Datasheet
Additional preview pages of the CY7C1049DV33 datasheet.

📁 Similar Datasheet

  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
CY7C1049DV33 4-Mbit (512K x 8) Static RAM Features ■ ■ Functional Description The CY7C1049DV33 is a high performance CMOS Static RAM organized as 512K words by 8-bits. Easy memory expansion is provided by an Active LOW Chip Enable (CE), an Active LOW Output Enable (OE), and tri-state drivers. You can write to the device by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight IO pins (IO0 through IO7) is then written into the location specified on the address pins (A0 through A18). You can read from the device by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the IO pins.
Published: |