Datasheet4U Logo Datasheet4U.com

CY7C1049 - 512K x 8 Static RAM

Datasheet Summary

Description

The CY7C1049 is a high-performance CMOS static RAM organized as 524,288 words by 8 bits.

Features

  • High speed.
  • tAA = 15 ns.
  • Low active power.
  • 1210 mW (max. ).
  • Low CMOS standby power (Commercial L version).
  • 2.75 mW (max. ).
  • 2.0V www. DataSheet4U. com Data Retention (400 µW at 2.0V retention).
  • Automatic power-down when deselected.
  • TTL-compatible inputs and outputs.
  • Easy memory expansion with CE and OE features is provided by an active LOW chip enable (CE), an active LOW output enable (OE), and three-state dri.

📥 Download Datasheet

Datasheet preview – CY7C1049

Datasheet Details

Part number CY7C1049
Manufacturer Cypress Semiconductor
File Size 167.87 KB
Description 512K x 8 Static RAM
Datasheet download datasheet CY7C1049 Datasheet
Additional preview pages of the CY7C1049 datasheet.

📁 Similar Datasheet

  • CY7C1049GN - 4-Mbit (512K words x 8 bit) Static RAM (Cypress)
  • CY7C1041G - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GE - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1041GN - 4-Mbit (256K words x 16 bit) Static RAM (Cypress)
  • CY7C1006D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C1011G - 2-Mbit (128K words x 16 bit) Static RAM (Cypress)
  • CY7C1061DV33 - 16-Mbit (1 M X 16) Static RAM (Cypress)
  • CY7C1061G - 16-Mbit (1 M words x 16 bit) Static RAM (Cypress)
  • CY7C106D - 1-Mbit (256K x 4) Static RAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor

Full PDF Text Transcription

Click to expand full text
049 PRELIMINARY CY7C1049 512K x 8 Static RAM Features • High speed — tAA = 15 ns • Low active power — 1210 mW (max.) • Low CMOS standby power (Commercial L version) — 2.75 mW (max.) • 2.0V www.DataSheet4U.com Data Retention (400 µW at 2.0V retention) • Automatic power-down when deselected • TTL-compatible inputs and outputs • Easy memory expansion with CE and OE features is provided by an active LOW chip enable (CE), an active LOW output enable (OE), and three-state drivers. Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. Data on the eight I/O pins (I/O0 through I/O7) is then written into the location specified on the address pins (A0 through A18).
Published: |