Download CY7C1217H Datasheet PDF
CY7C1217H page 2
Page 2
CY7C1217H page 3
Page 3

CY7C1217H Description

[1] The CY7C1217H is a 32K x 36 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133-MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.

CY7C1217H Key Features

  • 32K x 36 mon I/O
  • 3.3V core power supply (VDD)
  • 2.5V/3.3V I/O power supply (VDDQ)
  • Fast clock-to-output times
  • 6.5 ns (for 133-MHz version)
  • Provide high-performance 2-1-1-1 access rate
  • User-selectable burst counter supporting Intel® Pentium® interleaved or linear burst sequences
  • Separate processor and controller address strobes
  • Synchronous self-timed write
  • Asynchronous output enable