Datasheet4U Logo Datasheet4U.com

CY7C1387D - 18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM

Download the CY7C1387D datasheet PDF (CY7C1386D included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for 18-mbit (512k x 36/1 mbit x 18) pipelined dcd sync sram.

Description

The CY7C1386D/CY7C1387D SRAM integrates 512K × 36/1M × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation.

All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK).

Features

  • Supports bus operation up to 200 MHz.
  • Available speed grades are 200, and 167 MHz.
  • Registered inputs and outputs for pipelined operation.
  • Optimal for performance (double-cycle deselect).
  • Depth expansion without wait state.
  • 3.3 V core power supply (VDD).
  • 2.5 V or 3.3 V I/O power supply (VDDQ).
  • Fast clock-to-output times.
  • 3 ns (for 200 MHz device).
  • Provides high performance 3-1-1-1 access rate.
  • User selectable burst counter supporting Intel.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (CY7C1386D_CypressSemiconductor.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

  • CY7C1380S - 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM (Cypress)
  • CY7C1381D - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Cypress)
  • CY7C1382S - 18-Mbit (512 K x 36/1 M x 18) Pipelined SRAM (Cypress)
  • CY7C1383D - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Cypress)
  • CY7C1383F - 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM (Cypress)
  • CY7C1386S - 18-Mbit (512 K x 36) Pipelined DCD Sync SRAM (Cypress)
  • CY7C131AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C131E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136AE - 1K/2K x 8 Dual-Port Static RAM (Cypress)
  • CY7C136E - 1K/2K x 8 Dual-Port Static RAM (Cypress)
Other Datasheets by Cypress Semiconductor
  • CY7C1387B - (CY7C1386B / CY7C1387B) 512K x 36/1M x 18 Pipelined DCD SRAM
  • CY7C1387C - (CY7C1386C / CY7C1387C) 18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
  • CY7C1387KV33 - 18-Mbit Pipelined DCD Sync SRAM
  • CY7C138 - 4K x 8/9 Dual-Port Static RAM
  • CY7C1380BV25 - 512K x 36 / 1 Mb x 18 Pipelined SRAM
  • CY7C1380C - 18-Mb (512K x 36/1M x 18) Pipelined SRAM
  • CY7C1380CV25 - (CY7C1380CV25 / CY7C1382CV25) 512K x 36/1M x 18 Pipelined SRAM
  • CY7C1380D - 18-Mbit Pipelined SRAM

Full PDF Text Transcription

Click to expand full text
Not Recommended for New Design CY7C1386D CY7C1387D 18-Mbit (512K × 36/1M × 18) Pipelined DCD Sync SRAM 18-Mbit (512K × 36/1M × 18) Pipelined DCD Sync SRAM Features ■ Supports bus operation up to 200 MHz ■ Available speed grades are 200, and 167 MHz ■ Registered inputs and outputs for pipelined operation ■ Optimal for performance (double-cycle deselect) ■ Depth expansion without wait state ■ 3.3 V core power supply (VDD) ■ 2.5 V or 3.
Published: |